Digital Design Engineer

Description

Seeking a digital design engineer with experience and interest in developing complex mixed-signal ICs for frequency control, clock generation, network synchronization, and other timing applications. Candidate will be involved in all aspects of the design process from system conceptualization to mass production. The candidate will participate in digital system architecture, block- and system-level RTL design/coding, algorithm development, digital circuit back-end (e.g. synthesis, timing closure, P&R preparation, scan insertion), firmware development (some ICs include embedded processors), digital design verification, and full-chip mixed-signal verification.  Responsibilities include detailed documentation, and test vector development, lab test and evaluation, and other activities as required for the achievement of high-volume production.

    Responsibilities

o    Digital design specification, design, analysis, and HDL (Verilog/System Verilog) coding
o    Behavioral modeling of analog and mixed signal circuits
o    Digital back-end: synthesis, physical implementation (prep for P&R), static timing, scan insertion, etc.
o    Verification of digital sub-systems, mixed-signal sub-systems, and the entire chip using a combination of digital models/RTL, firmware, and behavioral models. Test bench development
o    Validation of silicon functionality, behavior, and performance
 

Minimum Requirements

o    B.S. or M.S. in Electrical (and/or Computer) Engineering
o    For candidates with an M.S., a minimum of 3 years of design experience; otherwise, a minimum of 5 years of relevant design experience for candidates with a B.S.
o    Strong motivation to contribute to all facets of chip design from conceptualization to release to mass production.
o    Working knowledge of and experience in digital IC circuit design and simulation in an HDL synthesis environment
o    Working knowledge of digital verification and testing techniques
o    Strong verbal and written communication and presentation skills, positive attitude, and willingness to work on a team.
o    Working knowledge of UNIX operating systems and Windows PCs.
 

Additional Skills (one or more of these are highly desirable)

o    Experience with digital design at geometries ranging from 130-22 nm
o    Experience with digital IO interfaces such at I2C, SPI, etc.
o    Competence in high-level languages (e.g. Matlab, C), scripting languages (e.g. Tcl, Perl, Python, SKILL), and version control systems (e.g. SVN, SOS)
o    Working knowledge of System Verilog and/or UVM
o    Experience leading a team of digital designers, either formally or informally
o    Experience with embedded processor design and firmware/software development, especially for 8051 or ARM cores
o    Competence in exploring digital and firmware system/architecture trade-offs such as memory size (ROM, RAM, FLASH, OTP, cache), clock speed, multiple clock domains, and the necessity for dedicated logic and DSP
o    Experience with memory generators and MBIST
o    Understanding and experience in automatic test-pattern generation, ATPG.
o    Low power design and implementation techniques
 

#LI-DD1