Principal IP Management Engineer

Date: Jun 26, 2022

Location: Austin, TX, US

Company: Skyworks

 

If you are looking for a challenging and exciting career in the world of technology, then look no further. Skyworks is an innovator of high performance analog semiconductors whose solutions are powering the wireless networking revolution. At Skyworks, you will find a fast-paced environment with a strong focus on global collaboration, minimal layers of management and the freedom to make meaningful contributions in a setting that encourages creativity and out-of-the-box thinking.  Our work culture values diversity, social responsibility, open communication, mutual trust and respect.  We are excited about the opportunity to work with you and glad you want to be part of a team of talented individuals who together can change the way the world communicates.

Requisition ID: 65448 

Job Description

** Preferred to hire this role for Austin, Texas, also open to hiring in any Skyworks US location**

The candidate will be a technical contributor as part of the CAD engineering team supporting third-party IPs and developing in-house standard cell libraries.
Responsibilities
- IP Acquisition, Installation, and Support.
- Installation and maintenance of third-party IPs, including standard cell libraries, I/O pad libraries, memory compilers, NVMs, soft IPs, and other custom IPs.
- Interface with design community and vendors to evaluate product offerings against requirements.
-  Automation of manual tasks to reduce development time and effort.
- Verification of library views to support implementation flow, including synthesis, DFT, P&R, simulation, and timing/power sign-off.
- Documentation of IP integration guidelines and user support.
- IP Development and Characterization.
- Internal standard cell library design - Power/Performance/Area trade-offs between different circuit architectures - Schematics and layout creation.
- Internal and third-party IP characterization and EDA view generation for multiple PVT corners, including timing, power, variation and other views.
- Documentation of internal IP integration guidelines and user support.


Qualifications


•    BS/MS in Electrical Engineering or equivalent with 10+ year experience is required.
•    Experience and advanced skills in IP characterization and standard cell library design is a must.
•    Experience in physical and soft IP acquisition, installation, and support is a major plus.
•    Understanding of VLSI design fundamentals, including transistor theory and CMOS fabrication processes.
•    Experience and advanced skills in circuit design engineering, including transistor sizing, layout dependent effect and variation modeling, Performance/Power/Area optimization techniques.
•    Understanding of ASIC and System-on-Chip methodology, tools, and flows, including synthesis using Verilog/VHDL, DFT, P&R, parasitic extraction, gate simulation with SDF, timing and power analysis.
•    Familiarity with industry standard revision control tools and methodology.
•    Proficiency in using Cadence Virtuoso, Open Access, DFII, and the SKILL programming language.
•    Working knowledge of scripting languages (Shell, Perl/Python, Tcl)
•    Good interpersonal communication and analytical skills.
•    Highly motivated, self-managed, with excellent team spirit, strong ownership and openness.
 

#LI-DD1

 

 

Skyworks is an Equal Opportunity Employer.  All qualified applicants will receive consideration for employment without regard to race, color, religion, age, sex, sexual orientation, gender identity, national origin, disability, protected veteran status, or any other characteristic protected by law.


Nearest Major Market: Austin

Job Segment: Design Engineer, Electrical Engineering, Engineer, Drafting, CAD, Engineering