RFIC Senior Design Engineer

Apply now »

Date: Jun 28, 2019

Location: Irvine, CA, US

Company: Skyworks

 

If you are looking for a challenging and exciting career in the world of technology, then look no further. Skyworks is an innovator of high performance analog semiconductors whose solutions are powering the wireless networking revolution. At Skyworks, you will find a fast-paced environment with a strong focus on global collaboration, minimal layers of management and the freedom to make meaningful contributions in a setting that encourages creativity and out-of-the-box thinking.  Our work culture values diversity, social responsibility, open communication, mutual trust and respect.  We are excited about the opportunity to work with you and glad you want to be part of a team of talented individuals who together can change the way the world communicates.

Requisition ID: 50581 

RFIC Senior Design Engineer

Skyworks is seeking an RFIC Design Engineer. This RFIC Design engineer will be responsible for the development of RF LNAs, Switches and other circuits on SOI CMOS and SiGe BiCMOS processes that are used in front-end modules for wireless applications.
 Responsibilities include architecture, planning, design, simulation, verification, and production ramp support of highly integrated, high volume RFICs for high-growth, fast-paced, and competitive wireless handset market. Knowledge of switch design, filter and module design wireless systems is a plus. Familiarity with cellular standards will be useful. The candidate must be able to work well with other design engineers, system engineers and CAD layout designers. The candidate will face challenging tasks in order to meet critical performance parameters in the design state-of-the-art LNAs and Switches. Very good understanding of semiconductor physics and strong circuit simulation skills utilizing the Cadence and ADS environment are necessary. Candidate is expected to lead complex designs and also train/mentor junior designers.

 Job Requirements:
•BSEE and 5 years’ experience required, MSEE preferred.
•Demonstrated RF IC design experience using SOI CMOS, SiGe BiCMOS
•Understanding of associated analog control and bias circuits
•Experienced in implementing on-chip ESD protection strategies for HBM/MM/CDM on RFIC and good understanding of system level IEC ESD requirements
•Strong understanding of silicon fabrication and how it affects the device physics, device model, and circuit performance
•Strong understanding and practical expertise of both on-die and in-package coupling mechanisms is required, including modeling and simulation using EM simulations at the die and package level
•Demonstrated experience debugging, resolving and applying techniques to mitigate analog/RF/mixed signal noise issues and RF coupling, shielding, and grounding
•Proficient with Cadence Spectre (RF), GoldenGate, BDA and ADS simulation tools (S-parameter, HB, envelope)
•Experience with EM simulation tools such as HFSS and EMX
•Strong understanding of packaging techniques such as wire bonding (single chip and multi-chip packages) and flip-chip technologies for RF products and their impacts on design
•Experience with Smith chart, load and source pulling, RF matching, transmission lines in both simulation and lab environment
•Layout experience using the Cadence flow, including LVS and DRC. Ability to work with CAD engineers and provide guidance on RF and analog layouts
•Knowledgeable of all RF parameters such as stability, return loss, harmonics, IMD, P1dB, NF, switching speed, IIP2/3, and ability to design and optimize for each parameter
•Strong hands on experience of lab equipment including RF signal generators, oscilloscopes, power amplifiers, filters, duplexers, diplexers, spectrum analyzer, power sensors, and VNAs is required

 

 

 

 

 

 

Skyworks is proud to be an equal opportunity employer supporting diversity in the workplace.


Nearest Major Market: Irvine California
Nearest Secondary Market: Los Angeles

Job Segment: Design Engineer, Engineer, Network, CAD, Drafting, Engineering, Technology